

K3_DEB1_P1_LP5315B


Revision	Date	Change Description
----------	------	--------------------

Design Name	
<Title>	
Size	Page Name
A3	<Doc>
Date:	Saturday, February 28, 2026
Sheet	1 of 56


INDEX/NOTES

001	REVISION HISTORY	031	UFS
002	INDEX/NOTES	032	Storage-FLASH
003	Block Diagram	033	USB2.0 HOST-TYPE A
004	Power Tree-SYS & Main Power	034	USB3-DRD Type C
005	Power Tree-AUX Power	035	USB3_D FULL TYPEC
006	Power Sequence	036	PCIE_1 MUX 2 : 4
007	CLK MAP	037	PCIE 1 M.2 KEY B x2
008	I2C MAP	038	PCIE_0&1 M.2 KEY M x4
009	PCIE/USB MAP	039	Ethernet-GMAC0
010	GPIO ASSIGNMENT	040	Ethernet_10G-RTL8127ATF
011	SOC-SYS-MMC1	041	Ethernet_10G-POWER
012	SOC-GPIO-1-GMAC0_1V8	042	Ethernet_10G-SFP+
013	SOC-GPIO-2-GMAC1_3V3	043	EC
014	SOC-GPIO-3-GMAC2/3_1V8	044	FAN
015	SOC-GPIO-4_1V8	045	Audio ES8326B
016	SOC-GPIO-5_3V3	046	VO-eDP
017	SOC-DDR[0]	047	WIFI_FN-6256C
018	SOC-DDR[1]	048	Extend IO-70P/UART/KEY
019	SOC-DSI-DP-CSI	049	POWER_ATX_IN
020	SOC-UFS-UCIe	050	POWER_DCDC_VBUS
021	SOC-PCIE-USB	051	Power_DCDC-CPU VR
022	SOC-PWR CPU-DDR	053	Power_DCDC-MAIN
023	SOC-PWR M1SYS_0V8	054	Power DCDC-AUX
024	SOC-PWR Phy_0V8	055	Power PMIC-Buck
025	SOC-PWR-Phy_0V8-Cap	056	Power PMIC LDO/Control
026	SOC-PWR-Phy_1V2_1V8_3V3	057	MTH
027	SOC-PWR Phy CAP		
028	SOC-GND-VSS		
029	LPDDR5 CH0 SDRAM		
030	LPDDR5 CH1 SDRAM		

Block Diagram




Power Tree




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Saturday, March 21, 2026	Sheet 4 of 56

Power Tree



Power Sequence




Title			<Title>
Size	A3	Document Number	<Doc>
Date:		Monday, April 27, 2026	Sheet 6 of 56
		Rev	<RevCode>

CLK MAP

updating...


Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Saturday, February 28, 2026	Sheet 7 of 56

I2C MAP



PCIE/USB MAP

M-KEY	B-KEY
M-KEY SSD x4	LTE or nothing
M-KEY SSD x2	B+M KEY SSD x2



GPIO ASSIGNMENT

EC		
H34	GPIO[3]_42	EC_CPU_ALLPG
J34	GPIO[3]_43	EC_CPU_INT_N
AR34	GPIO[4]_80	SOC_EC_RST
AV34	GPIO[4]_82	CPU_EC_SWCLK
AW34	GPIO[4]_83	CPU_EC_SWCLK
AW36	GPIO[4]_91	ESPI0_D0
AY36	GPIO[4]_92	ESPI0_D1
AW37	GPIO[4]_93	ESPI0_D2
AY37	GPIO[4]_94	ESPI0_D3
AW38	GPIO[4]_95	ESPI0_CS
AV39	GPIO[4]_96	ESPI0_CLK
AW39	GPIO[4]_97	ESPI0_RESETN
AV40	GPIO[4]_98	ESPI0_ALRTN

CODEC		
C38	GPIO[2]_36	I2C3_SCL_3V3
D38	GPIO[2]_37	I2C3_SDA_3V3
AU26	GPIO[5]_111	BT_PCM_CLK_3V3
AW26	GPIO[5]_112	BT_PCM_SYNC_3V3
AY26	GPIO[5]_113	BT_PCM_OUT_3V3
AP25	GPIO[5]_114	BT_PCM_IN_3V3
AW24	GPIO[5]_122	CPU-I2S1_SCLK
AY24	GPIO[5]_123	CPU-I2S1_LRCK
AT23	GPIO[5]_124	CPU-I2S1_OUT
AU23	GPIO[5]_125	CPU-I2S1_IN
AV23	GPIO[5]_126	CPU-I2S1_SYCLK
AY23	GPIO[5]_127	CODEC_IRQ_3V3

GMAC		
AY32	GPIO[1]_00	GMAC0_RXDV
AW32	GPIO[1]_01	GMAC0_RXD0
AV32	GPIO[1]_02	GMAC0_RXD1
AU32	GPIO[1]_03	GMAC0_RXCLK
AR32	GPIO[1]_04	GMAC0_RXD2
AP32	GPIO[1]_05	GMAC0_RXD3
AP31	GPIO[1]_06	GMAC0_TXD0
AR31	GPIO[1]_07	GMAC0_TXD1
AT31	GPIO[1]_08	GMAC0_TXCLK
AU31	GPIO[1]_09	GMAC0_TXD2
AW31	GPIO[1]_10	GMAC0_TXD3
AY31	GPIO[1]_11	GMAC0_TXEN
AW30	GPIO[1]_12	GMAC0_MDC
AT30	GPIO[1]_13	GMAC0_MDIO
AW29	GPIO[1]_14	GMAC0_INT_N
AY29	GPIO[1]_15	GMAC0_RSTN_L
AP29	GPIO[1]_20	GMAC0_REF0_CLK_25M

MISC		
AT29	GPIO[1]_18	MODULE_TURN_ON_1V8
AR29	GPIO[1]_19	WWAN_RESET#_1V8
B35	GPIO[2]_26	BT_WAKE_HOST_3V3
B36	GPIO[2]_30	BT_EN_3V3
C37	GPIO[2]_35	WLAN_EN_3V3
D40	GPIO[2]_41	HOST_WAKE_BT_3V3
AY34	GPIO[4]_84	CPU_W_DISABLE#1
AY33	GPIO[4]_85	CC_INT_N
AT35	GPIO[4]_86	USB30_DRD_DIR
AU35	GPIO[4]_87	PWRA_MODE_G4
AW35	GPIO[4]_89	MUX_CPU_M2B2
AU28	GPIO[5]_101	SOC_EDP0_PWR-EN_3V3
AV28	GPIO[5]_102	CC_I2C1_SCL_3V3
AY28	GPIO[5]_103	CC_I2C1_SDA_3V3
AP27	GPIO[5]_106	SOC_EDP0_BL-PWM_3V3
AW25	GPIO[5]_118	SOC_EDP0_BL-EN_3V3

PCIE		
A35	GPIO[2]_25	PCIE2_PERSTN_3V3_CN
C35	GPIO[2]_27	PCIE2_CLKREQN_33_CN
AR33	GPIO[4]_76	PCIE4_PERSTN
AT33	GPIO[4]_77	PCIE4_WAKEN
AP35	GPIO[4]_78	PCIE4_CLKREQN
AP34	GPIO[4]_79	PCIE0_PERSTN
AT34	GPIO[4]_81	PCIE0_CLKREQN
AV35	GPIO[4]_88	PCIE1_PERSTN
AT36	GPIO[4]_90	PCIE1_CLKREQN

R. GMAC		
K34	GPIO[3]_44	R-GMAC3_CRS
L34	GPIO[3]_45	R-GMAC3_COL
J38	GPIO[3]_59	R-GMAC3_RXDV
L38	GPIO[3]_60	R-GMAC3_RXD0
M38	GPIO[3]_61	R-GMAC3_RXD1
N38	GPIO[3]_62	R-GMAC3_RXCLK
P38	GPIO[3]_63	R-GMAC3_RXD2
J39	GPIO[3]_64	R-GMAC3_RXD3
K39	GPIO[3]_65	R-GMAC3_TXD0
L39	GPIO[3]_66	R-GMAC3_TXD1
M39	GPIO[3]_67	R-GMAC3_TXCLK
P39	GPIO[3]_68	R-GMAC3_TXD2
H40	GPIO[3]_69	R-GMAC3_TXD3
J40	GPIO[3]_70	R-GMAC3_TXEN
K40	GPIO[3]_71	R-GMAC3_MDC
L40	GPIO[3]_72	R-GMAC3_MDIO
M40	GPIO[3]_73	R-GMAC3_INT_N
N40	GPIO[3]_74	R-GMAC3_REF0_CLK_25M
P40	GPIO[3]_75	R-GMAC3_RSTN_L

R. GPIO		
A34	GPIO[2]_21	UART5_TXD_3V3
B34	GPIO[2]_22	UART5_RXD_3V3
D35	GPIO[2]_28	R-PWM1_3V3
A36	GPIO[2]_29	R-PWM2_3V3
C36	GPIO[2]_31	UART10_TXD_3V3
A37	GPIO[2]_32	UART10_RXD_3V3
B38	GPIO[2]_33	UART10_CTS_3V3
A38	GPIO[2]_34	UART10_RTS_3V3
D39	GPIO[2]_39	R-I2C1_SCL_3V3
C40	GPIO[2]_40	R-I2C1_SDA_3V3
J35	GPIO[3]_48	CAN1_RXD_1V8
K35	GPIO[3]_49	CAN1_TXD_1V8
L37	GPIO[3]_57	R-CAN0_RXD_1V8
M36	GPIO[3]_58	R-CAN0_TXD_1V8
AR28	GPIO[5]_99	R-CAN2_TXD_3V3
AT28	GPIO[5]_100	R-CAN2_RXD_3V3
AY27	GPIO[5]_107	R-CAN4_TXD_3V3
AP26	GPIO[5]_108	R-CAN4_RXD_3V3
AR26	GPIO[5]_109	R-UART0_TXD_3V3
AT26	GPIO[5]_110	R-UART0_RXD_3V3
AR24	GPIO[5]_120	R-CAN3_TXD_3V3
AT24	GPIO[5]_121	R-CAN3_RXD_3V3

SPI		
H36	GPIO[3]_53	SPI0_MOSI_1V8
H38	GPIO[3]_54	SPI0_MISO_1V8
H37	GPIO[3]_55	SPI0_SCLK_1V8
J37	GPIO[3]_56	SPI0_CS_1V8

DP		
C34	GPIO[2]_23	SOC_EDP0_HPD_3V3
E34	GPIO[2]_24	DPI_HPD_3V3

SOC-SYS

32 CPU_QSPI_CLK_1V8
32 CPU_QSPI_CS0_1V8

32 CPU_QSPI_DAT0_1V8
32 CPU_QSPI_DAT1_1V8
32 CPU_QSPI_DAT2_1V8
32 CPU_QSPI_DAT3_1V8

PMIC_VCC1V8_QSPI

56 PMIC_INT_OUTn
56 SOC_WDT_N
43 SOC_EC_SLEEP_OUT_1V8

51,56 PI2C_SCL
51,56 PI2C_SDA


48 UART0_RXD_PMU
48 UART0_TXD_PMU
51,56 SOC_VR_HOT#

32 PRI_TCK_1V8
32 PRI_TDI_1V8
32 PRI_TDO_1V8
32 PRI_TMS_1V8
32 PRI_TRST_N_1V8


48 RESET_IN_N

56 PMIC_32K_OUT

1V8_ALDO_ON








V10



K3

VDD18_SOC



VCC1833_SD AL20

VCC1833_QSPI AL19

VCC18_PMIC U33

VCC18_PMIC U32

VCC18_EMMC Y33

VCC18_EMMC Y32

VCC18_SD_CAP AM21





VCC18_SD_CAP AL21

VCC18_QSPI_CAP AM20

VCC18_QSPI_CAP




Title			
<Title>			
Size	Document Number		Rev
A3	<Doc>		<RevCode>
Date:	Saturday, March 21, 2026	Sheet	11 of 56

SOC-GPOIO1-GMAC0



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Saturday, February 28, 2026	Sheet 12 of 56




SOC-GPIO2-GMAC1



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Saturday, February 28, 2026	Sheet 13 of 56





SOC-GPIO3-GMAC2/3

1.8V only




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Saturday, February 28, 2026	Sheet 14 of 56

S0C-GPIO-4



Title			
<Title>			
Size A3	Document Number <Doc>	Rev <Rev Code>	
Date:	Saturday, February 26, 2026	Sheet	15 of 56

SOC-GPIO-5



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Saturday, February 28, 2026	Sheet 16 of 56




K2-DDR1

30	DDR1_DMIO_A	DDR1_DMIO_A
30	DDR1_DMIO1_A	DDR1_DMIO1_A
30	DDR1_DQ_A_00	DDR1_DQ_A_00
30	DDR1_DQ_A_01	DDR1_DQ_A_01
30	DDR1_DQ_A_02	DDR1_DQ_A_02
30	DDR1_DQ_A_03	DDR1_DQ_A_03
30	DDR1_DQ_A_04	DDR1_DQ_A_04
30	DDR1_DQ_A_05	DDR1_DQ_A_05
30	DDR1_DQ_A_06	DDR1_DQ_A_06
30	DDR1_DQ_A_07	DDR1_DQ_A_07
30	DDR1_DQ_A_08	DDR1_DQ_A_08
30	DDR1_DQ_A_09	DDR1_DQ_A_09
30	DDR1_DQ_A_10	DDR1_DQ_A_10
30	DDR1_DQ_A_11	DDR1_DQ_A_11
30	DDR1_DQ_A_12	DDR1_DQ_A_12
30	DDR1_DQ_A_13	DDR1_DQ_A_13
30	DDR1_DQ_A_14	DDR1_DQ_A_14
30	DDR1_DQ_A_15	DDR1_DQ_A_15
30	DDR1_RDQSC_A_0	DDR1_RDQSC_A_0
30	DDR1_RDQST_A_0	DDR1_RDQST_A_0
30	DDR1_RDQSC_A_1	DDR1_RDQSC_A_1
30	DDR1_RDQST_A_1	DDR1_RDQST_A_1
30	DDR1_WCKC_A_0	DDR1_WCKC_A_0
30	DDR1_WCKT_A_0	DDR1_WCKT_A_0
30	DDR1_WCKC_A_1	DDR1_WCKC_A_1
30	DDR1_WCKT_A_1	DDR1_WCKT_A_1

30	DDR1_CA_A_00	DDR1_CA_A_00
30	DDR1_CA_A_01	DDR1_CA_A_01
30	DDR1_CA_A_02	DDR1_CA_A_02
30	DDR1_CA_A_03	DDR1_CA_A_03
30	DDR1_CA_A_04	DDR1_CA_A_04
30	DDR1_CA_A_05	DDR1_CA_A_05
30	DDR1_CA_A_06	DDR1_CA_A_06
30	DDR1_CKC_A	DDR1_CKC_A
30	DDR1_CKT_A	DDR1_CKT_A
30	DDR1_CS0_A_CKE0	DDR1_CS0_A_CKE0
30	DDR1_CS1_A_CKE1	DDR1_CS1_A_CKE1

30	DDR1_DMIO_B	DDR1_DMIO_B
30	DDR1_DMIO1_B	DDR1_DMIO1_B
30	DDR1_DQ_B_00	DDR1_DQ_B_00
30	DDR1_DQ_B_01	DDR1_DQ_B_01
30	DDR1_DQ_B_02	DDR1_DQ_B_02
30	DDR1_DQ_B_03	DDR1_DQ_B_03
30	DDR1_DQ_B_04	DDR1_DQ_B_04
30	DDR1_DQ_B_05	DDR1_DQ_B_05
30	DDR1_DQ_B_06	DDR1_DQ_B_06
30	DDR1_DQ_B_07	DDR1_DQ_B_07
30	DDR1_DQ_B_08	DDR1_DQ_B_08
30	DDR1_DQ_B_09	DDR1_DQ_B_09
30	DDR1_DQ_B_10	DDR1_DQ_B_10
30	DDR1_DQ_B_11	DDR1_DQ_B_11
30	DDR1_DQ_B_12	DDR1_DQ_B_12
30	DDR1_DQ_B_13	DDR1_DQ_B_13
30	DDR1_DQ_B_14	DDR1_DQ_B_14
30	DDR1_DQ_B_15	DDR1_DQ_B_15
30	DDR1_RDQSC_B_0	DDR1_RDQSC_B_0
30	DDR1_RDQST_B_0	DDR1_RDQST_B_0
30	DDR1_RDQSC_B_1	DDR1_RDQSC_B_1
30	DDR1_RDQST_B_1	DDR1_RDQST_B_1
30	DDR1_WCKC_B_0	DDR1_WCKC_B_0
30	DDR1_WCKT_B_0	DDR1_WCKT_B_0
30	DDR1_WCKC_B_1	DDR1_WCKC_B_1
30	DDR1_WCKT_B_1	DDR1_WCKT_B_1

30	DDR1_CA_B_00	DDR1_CA_B_00
30	DDR1_CA_B_01	DDR1_CA_B_01
30	DDR1_CA_B_02	DDR1_CA_B_02
30	DDR1_CA_B_03	DDR1_CA_B_03
30	DDR1_CA_B_04	DDR1_CA_B_04
30	DDR1_CA_B_05	DDR1_CA_B_05
30	DDR1_CA_B_06	DDR1_CA_B_06
30	DDR1_CKC_B	DDR1_CKC_B
30	DDR1_CKT_B	DDR1_CKT_B
30	DDR1_CS0_B_CKE0	DDR1_CS0_B_CKE0
30	DDR1_CS1_B_CKE1	DDR1_CS1_B_CKE1
30	DDR1_MEM_RESET	DDR1_MEM_RESET






DDR0&DDR1 LP5/LP4 Pin 复用如下




DDR1_CKE0_A	LP5_DDR1_CS0_A	LP4_DDR1_CKE0_A
DDR1_CKE0_B	LP5_DDR1_CS0_B	LP4_DDR1_CKE0_B
DDR1_CKE1_A	LP5_DDR1_CS1_A	LP4_DDR1_CKE1_A
DDR1_CKE1_B	LP5_DDR1_CS1_B	LP4_DDR1_CKE1_B

DDR1_CS0_A	LP5_DDR1_CA_A_06	LP4_DDR1_CS0_A
DDR1_CS0_B	LP5_DDR1_CA_B_06	LP4_DDR1_CS0_B
DDR1_CS1_A	NA	LP4_DDR1_CS1_A
DDR1_CS1_B	NA	LP4_DDR1_CS1_B

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<Rev/Code>
Date:	Saturday, February 28, 2026	Sheet 18 of 56





UCIE/UFS





Title			
<Title>			
Size	Document Number		Rev
A3	<Doc>		<RevCode>
Date:	Saturday, February 28, 2026	Sheet	20 of 56


DDR PWR CAP



CPU X100 CAP



VCC-SYS



Title		
<Title>		
Size	Document Number	
A3	<Doc>	
Date:	Saturday, February 28, 2026	Sheet 23 of 56

VCC-0V8-PHY

PMIC_VCC0V8_PLL

PMIC_VCC0V8_PLL

AVDD08_OSC

AVDD08_PLL1

AVDD08_PLL234

AVDD08_PLL567

PMIC_VCC0V8_PLL


PMIC_VCC0V8_PLL

VDD08_SOC

VDD08_SOC


0.8v supply for ucie that is not use

Title		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Saturday, February 28, 2026	Sheet 24 of 56


[illegible]

SOC-0V8-PHY CAP


USB20-PHY-CAP




Media PHY-CAP




PCIe PHY-CAP



ANA-CAP





UCIe PHY-CAP



Title			<Title>
Size	Document Number	Rev	
A3	<Doc>	<RevCode>	
Date:	Saturday, February 28, 2026	Sheet	25 of 56


VCC PHY PWR




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Saturday, February 28, 2026	Sheet 26 of 56

SOC-PWR CAP


USB20-PHY-1V8




PCIe PHY-CAP






Media PHY-CAP




ANA-CAP



PHY-3V3 1v2



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Saturday, February 28, 2026	Sheet 27 of 56



LPDDR5-0

17	DDR0_DMIO_A	DDR0_DMIO_A
17	DDR0_DMIO1_A	DDR0_DMIO1_A
17	DDR0_DQ_A_00	DDR0_DQ_A_00
17	DDR0_DQ_A_01	DDR0_DQ_A_01
17	DDR0_DQ_A_02	DDR0_DQ_A_02
17	DDR0_DQ_A_03	DDR0_DQ_A_03
17	DDR0_DQ_A_04	DDR0_DQ_A_04
17	DDR0_DQ_A_05	DDR0_DQ_A_05
17	DDR0_DQ_A_06	DDR0_DQ_A_06
17	DDR0_DQ_A_07	DDR0_DQ_A_07
17	DDR0_DQ_A_08	DDR0_DQ_A_08
17	DDR0_DQ_A_09	DDR0_DQ_A_09
17	DDR0_DQ_A_10	DDR0_DQ_A_10
17	DDR0_DQ_A_11	DDR0_DQ_A_11
17	DDR0_DQ_A_12	DDR0_DQ_A_12
17	DDR0_DQ_A_13	DDR0_DQ_A_13
17	DDR0_DQ_A_14	DDR0_DQ_A_14
17	DDR0_DQ_A_15	DDR0_DQ_A_15
17	DDR0_RDQSC_A_0	DDR0_RDQSC_A_0
17	DDR0_RDQSC_A_1	DDR0_RDQSC_A_1
17	DDR0_RDQST_A_1	DDR0_RDQST_A_1
17	DDR0_WCKC_A_0	DDR0_WCKC_A_0
17	DDR0_WCKT_A_0	DDR0_WCKT_A_0
17	DDR0_WCKC_A_1	DDR0_WCKC_A_1
17	DDR0_WCKT_A_1	DDR0_WCKT_A_1





17	DDR0_CA_A_00	DDR0_CA_A_00
17	DDR0_CA_A_01	DDR0_CA_A_01
17	DDR0_CA_A_02	DDR0_CA_A_02
17	DDR0_CA_A_03	DDR0_CA_A_03
17	DDR0_CA_A_04	DDR0_CA_A_04
17	DDR0_CA_A_05	DDR0_CA_A_05
17	DDR0_CA_A_06	DDR0_CA_A_06
17	DDR0_CKC_A	DDR0_CKC_A
17	DDR0_CKT_A	DDR0_CKT_A
17	DDR0_CS0_A_CKE0	DDR0_CS0_A_CKE0
17	DDR0_CS1_A_CKE1	DDR0_CS1_A_CKE1

17	DDR0_DMIO_B	DDR0_DMIO_B
17	DDR0_DMIO1_B	DDR0_DMIO1_B
17	DDR0_DQ_B_00	DDR0_DQ_B_00
17	DDR0_DQ_B_01	DDR0_DQ_B_01
17	DDR0_DQ_B_02	DDR0_DQ_B_02
17	DDR0_DQ_B_03	DDR0_DQ_B_03
17	DDR0_DQ_B_04	DDR0_DQ_B_04
17	DDR0_DQ_B_05	DDR0_DQ_B_05
17	DDR0_DQ_B_06	DDR0_DQ_B_06
17	DDR0_DQ_B_07	DDR0_DQ_B_07
17	DDR0_DQ_B_08	DDR0_DQ_B_08
17	DDR0_DQ_B_09	DDR0_DQ_B_09
17	DDR0_DQ_B_10	DDR0_DQ_B_10
17	DDR0_DQ_B_11	DDR0_DQ_B_11
17	DDR0_DQ_B_12	DDR0_DQ_B_12
17	DDR0_DQ_B_13	DDR0_DQ_B_13
17	DDR0_DQ_B_14	DDR0_DQ_B_14
17	DDR0_DQ_B_15	DDR0_DQ_B_15
17	DDR0_RDQSC_B_0	DDR0_RDQSC_B_0
17	DDR0_RDQSC_B_1	DDR0_RDQSC_B_1
17	DDR0_RDQST_B_1	DDR0_RDQST_B_1
17	DDR0_WCKC_B_0	DDR0_WCKC_B_0
17	DDR0_WCKT_B_0	DDR0_WCKT_B_0
17	DDR0_WCKC_B_1	DDR0_WCKC_B_1
17	DDR0_WCKT_B_1	DDR0_WCKT_B_1

17	DDR0_CA_B_00	DDR0_CA_B_00
17	DDR0_CA_B_01	DDR0_CA_B_01
17	DDR0_CA_B_02	DDR0_CA_B_02
17	DDR0_CA_B_03	DDR0_CA_B_03
17	DDR0_CA_B_04	DDR0_CA_B_04
17	DDR0_CA_B_05	DDR0_CA_B_05
17	DDR0_CA_B_06	DDR0_CA_B_06
17	DDR0_CKC_B	DDR0_CKC_B
17	DDR0_CKT_B	DDR0_CKT_B
17	DDR0_CS0_B_CKE0	DDR0_CS0_B_CKE0
17	DDR0_CS1_B_CKE1	DDR0_CS1_B_CKE1
17	DDR0_MEM_RESET	DDR0_MEM_RESET

DDR0_DMIO_A	A4	DMIO_A	DMIO_B	AA12	DDR0_DMIO_B
DDR0_DMIO1_A	A12	DMIO1_A	DMIO1_B	AA4	DDR0_DMIO1_B
DDR0_DQ_A_00	D1	DQ0_A	DQ0_B	V15	DDR0_DQ_B_00
DDR0_DQ_A_01	C2	DQ1_A	DQ1_B	W14	DDR0_DQ_B_01
DDR0_DQ_A_02	E2	DQ2_A	DQ2_B	U14	DDR0_DQ_B_02
DDR0_DQ_A_03	D3	DQ3_A	DQ3_B	V13	DDR0_DQ_B_03
DDR0_DQ_A_04	B5	DQ4_A	DQ4_B	Y11	DDR0_DQ_B_04
DDR0_DQ_A_05	C6	DQ5_A	DQ5_B	W10	DDR0_DQ_B_05
DDR0_DQ_A_06	E6	DQ6_A	DQ6_B	U10	DDR0_DQ_B_06
DDR0_DQ_A_07	F5	DQ7_A	DQ7_B	T11	DDR0_DQ_B_07
DDR0_DQ_A_08	D15	DQ8_A	DQ8_B	V1	DDR0_DQ_B_08
DDR0_DQ_A_09	C14	DQ9_A	DQ9_B	W2	DDR0_DQ_B_09
DDR0_DQ_A_10	E14	DQ10_A	DQ10_B	Y2	DDR0_DQ_B_10
DDR0_DQ_A_11	D13	DQ11_A	DQ11_B	V3	DDR0_DQ_B_11
DDR0_DQ_A_12	B11	DQ12_A	DQ12_B	W6	DDR0_DQ_B_12
DDR0_DQ_A_13	C10	DQ13_A	DQ13_B	U6	DDR0_DQ_B_13
DDR0_DQ_A_14	E10	DQ14_A	DQ14_B	Y8	DDR0_DQ_B_14
DDR0_DQ_A_15	F11	DQ15_A	DQ15_B	W12	DDR0_DQ_B_15
DDR0_RDQSC_A_0	C4	RDQSC0_C_A	RDQSC0_T_B	Y13	DDR0_RDQSC_B_0
DDR0_RDQST_A_0	B3	RDQSC0_C_A	RDQSC0_T_B	W4	DDR0_RDQSC_B_1
DDR0_RDQSC_A_1	C12	RDQSC1_C_A	RDQSC1_T_B	Y3	DDR0_RDQSC_B_1
DDR0_RDQST_A_1	B13	RDQSC1_C_A	RDQSC1_T_B	W11	DDR0_RDQSC_B_1
DDR0_WCKC_A_0	D5	WCKC0_C_A	WCKC0_T_B	Y12	DDR0_WCKC_B_0
DDR0_WCKT_A_0	E4	WCKC0_C_A	WCKC0_T_B	U12	DDR0_WCKC_B_1
DDR0_WCKC_A_1	D11	WCKC1_C_A	WCKC1_T_B	V5	DDR0_WCKC_B_1
DDR0_WCKT_A_1	E12	WCKC1_C_A	WCKC1_T_B	U4	DDR0_WCKT_B_1

DDR0_CA_A_00	G4	CA0_A	CA0_B	R12	DDR0_CA_B_00
DDR0_CA_A_01	H5	CA1_A	CA1_B	P11	DDR0_CA_B_01
DDR0_CA_A_02	G8	CA2_A	CA2_B	R8	DDR0_CA_B_02
DDR0_CA_A_03	H11	CA3_A	CA3_B	P5	DDR0_CA_B_03
DDR0_CA_A_04	G10	CA4_A	CA4_B	R6	DDR0_CA_B_04
DDR0_CA_A_05	H13	CA5_A	CA5_B	P3	DDR0_CA_B_05
DDR0_CA_A_06	G12	CA6_A	CA6_B	R4	DDR0_CA_B_06
DDR0_CKC_A	J9	CK_C_A	CK_C_B	N7	DDR0_CKC_B
DDR0_CKT_A	H9	CK_T_A	CK_T_B	P7	DDR0_CKT_B
DDR0_CS0_A_CKE0	H7	CS0_A	CS0_B	R9	DDR0_CS0_B_CKE0
DDR0_CS1_A_CKE1	G6	CS1_A	CS1_B	P10	DDR0_CS1_B_CKE1
				H1	DDR0_MEM_RESET
				H15	DDR0_ZQ_SR80
				ZQ_A	
				RFU1	
				RFU2	
				RFU3	
				RFU4	
				RSV1	
				RSV2	
				RSV3	
				RSV4	
				RSV5	
				RSV6	
				RSV7	
				RSV8	
				RSV9	
				RSV10	
				RSV11	
				RSV12	



Title	<Title>	Rev	<RevCode>
Size	Document Number		
A3	<Doc>		
Date:	Saturday, February 28, 2026	Sheet	29 of 56




18	DDR1 DMIO_A	DDR1 DMIO_A
18	DDR1 DMIO_A.1	DDR1 DMIO_A.1
18	DDR1 DO_A_00	DDR1 DO_A_00
18	DDR1 DO_A_01	DDR1 DO_A_01
18	DDR1 DO_A_02	DDR1 DO_A_02
18	DDR1 DO_A_03	DDR1 DO_A_03
18	DDR1 DO_A_04	DDR1 DO_A_04
18	DDR1 DO_A_05	DDR1 DO_A_05
18	DDR1 DO_A_06	DDR1 DO_A_06
18	DDR1 DO_A_07	DDR1 DO_A_07
18	DDR1 DO_A_08	DDR1 DO_A_08
18	DDR1 DO_A_09	DDR1 DO_A_09
18	DDR1 DO_A_10	DDR1 DO_A_10
18	DDR1 DO_A_11	DDR1 DO_A_11
18	DDR1 DO_A_12	DDR1 DO_A_12
18	DDR1 DO_A_13	DDR1 DO_A_13
18	DDR1 DO_A_14	DDR1 DO_A_14
18	DDR1 DO_A_15	DDR1 DO_A_15
18	DDR1 RDQSGC_A_0	DDR1 RDQSGC_A_0
18	DDR1 RDQST_A_0	DDR1 RDQST_A_0
18	DDR1 RDQSGC_A_1	DDR1 RDQSGC_A_1
18	DDR1 RDQST_A_1	DDR1 RDQST_A_1
18	DDR1 WKCT_A_0	DDR1 WKCT_A_0
18	DDR1 WKCT_A_1	DDR1 WKCT_A_1
18	DDR1 WKCT_A_1	DDR1 WKCT_A_1

18	DDR1_CA_A_00	DDR1 CA A 00
18	DDR1_CA_A_01	DDR1 CA A 01
18	DDR1_CA_A_02	DDR1 CA A 02
18	DDR1_CA_A_03	DDR1 CA A 03
18	DDR1_CA_A_04	DDR1 CA A 04
18	DDR1_CA_A_05	DDR1 CA A 05
18	DDR1_CA_A_06	DDR1 CA A 06
18	DDR1_CK_C_A	DDR1 CKC A
18	DDR1_CKT_A	DDR1 CKT A
18	DDR1_CS0_A_CKE0	DDR1 CS0 A CKE0
18	DDR1_CS1_A_CKE1	DDR1 CS1 A CKE1

18	DDR1_DMIO_B	DDR1_DMIO_B
18	DDR1_DMIO_B_1	DDR1_DMIO_B_1
18	DDR1_DQ_8_00	DDR1_DQ_B_00
18	DDR1_DQ_8_01	DDR1_DQ_B_01
18	DDR1_DQ_8_02	DDR1_DQ_B_02
18	DDR1_DQ_8_03	DDR1_DQ_B_03
18	DDR1_DQ_8_04	DDR1_DQ_B_04
18	DDR1_DQ_8_05	DDR1_DQ_B_05
18	DDR1_DQ_8_06	DDR1_DQ_B_06
18	DDR1_DQ_8_07	DDR1_DQ_B_07
18	DDR1_DQ_8_08	DDR1_DQ_B_08
18	DDR1_DQ_8_09	DDR1_DQ_B_09
18	DDR1_DQ_8_10	DDR1_DQ_B_10
18	DDR1_DQ_8_11	DDR1_DQ_B_11
18	DDR1_DQ_8_12	DDR1_DQ_B_12
18	DDR1_DQ_8_13	DDR1_DQ_B_13
18	DDR1_DQ_8_14	DDR1_DQ_B_14
18	DDR1_DQ_8_15	DDR1_DQ_B_15
18	DDR1_RDQSC_B_0	DDR1_RDQSC_B_0
18	DDR1_RDQSC_B_1	DDR1_RDQSC_B_1
18	DDR1_RDQSC_B_1	DDR1_RDQSC_B_1
18	DDR1_WCKT_B_0	DDR1_WCKT_B_0
18	DDR1_WCKT_B_1	DDR1_WCKT_B_1
18	DDR1_WCKT_B_1	DDR1_WCKT_B_1





18	DDR1_CA_00	DDR1 CA B 00
19	DDR1_CA_B_01	DDR1 CA B 01
19	DDR1_CA_B_02	DDR1 CA B 02
19	DDR1_CA_B_03	DDR1 CA B 03
19	DDR1_CA_B_04	DDR1 CA B 04
18	DDR1_CA_B_05	DDR1 CA B 05
18	DDR1_CA_B_06	DDR1 CA B 06
18	DDR1_CK0_B	DDR1 CK0 B
18	DDR1_CK1_B	DDR1 CK1 B
18	DDR1_CS0_B_CKE0	DDR1 CS0 B CKE0
18	DDR1_CS1_B_CKE1	DDR1 CS1 B CKE1
18	DDR1_MEM_RESET	DDR1 MEM RESET

U3C				U3C			
DDR1 DMIO A	A4	DMIO A		DMIO B	AA12	DDR1 DMIO B	
DDR1 DM11 A	A12	DM11 A		DM11 B	AA4	DDR1 DM11 B	
DDR1 DQ A 00	D1	DQ0 A		DQ0 B	V15	DDR1 DQ B 00	
DDR1 DQ A 01	C2	DQ1 A		DQ1 B	W14	DDR1 DQ B 01	
DDR1 DQ A 02	E2	DQ2 A		DQ2 B	U14	DDR1 DQ B 02	
DDR1 DQ A 03	D3	DQ3 A		DQ3 B	V13	DDR1 DQ B 03	
DDR1 DQ A 04	B5	DQ4 A		DQ4 B	Y11	DDR1 DQ B 04	
DDR1 DQ A 05	C8	DQ5 A		DQ5 B	W10	DDR1 DQ B 05	
DDR1 DQ A 06	E6	DQ6 A		DQ6 B	U10	DDR1 DQ B 06	
DDR1 DQ A 07	F5	DQ7 A		DQ7 B	T11	DDR1 DQ B 07	
DDR1 DQ A 08	D15	DQ8 A		DQ8 B	V1	DDR1 DQ B 08	
DDR1 DQ A 09	E14	DQ9 A		DQ9 B	W2	DDR1 DQ B 09	
DDR1 DQ A 10	E14	DQ10 A		DQ10 B	U2	DDR1 DQ B 10	
DDR1 DQ A 11	D13	DQ11 A		DQ11 B	V3	DDR1 DQ B 11	
DDR1 DQ A 12	B11	DQ12 A		DQ12 B	Y5	DDR1 DQ B 12	
DDR1 DQ A 13	C10	DQ13 A		DQ13 B	W6	DDR1 DQ B 13	
DDR1 DQ A 14	E10	DQ14 A		DQ14 B	U6	DDR1 DQ B 14	
DDR1 DQ A 15	F11	DQ15 A		DQ15 B	T5	DDR1 DQ B 15	
DDR1 RDQSC A 0	C3	RDQSC0 A		RDQSC0 B	W12	DDR1 RDQSC B 0	
DDR1 RDQSC A 1	B4	RDQSC1 A		RDQSC1 B	U3	DDR1 RDQSC B 1	
DDR1 RDQSC A 1	B12	RDQSC1 A		RDQSC1 B	W4	DDR1 RDQSC B 1	
DDR1 RDQSC A 1	C13	RDQSC1 A		RDQSC1 B	Y3	DDR1 RDQSC B 1	
DDR1 WKCT A 0	D5	WKCT0 A		WKCT0 B	V11	DDR1 WKCT B 0	
DDR1 WKCT A 0	E4	WKCT0 A		WKCT0 B	U12	DDR1 WKCT B 0	
DDR1 WKCT A 1	D11	WKCT1 A		WKCT1 B	V5	DDR1 WKCT B 1	
DDR1 WKCT A 1	E12	WKCT1 A		WKCT1 B	U4	DDR1 WKCT B 1	

[illegible]


Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev Code>
Date:	Saturday, February 28, 2026	Sheet 30 of 56	

UFS






Note:



The capacitance value of these capacitors depends on the selected UFS device




UFS B153
HW-FBGA153-UFS-V0



MAIN_VCC1V8



UFS B153
HW-FBGA153-UFS-V0




UFS B153
HW-FBGA153-UFS-V0

Supported Particles	VCCQ	VCCQ2	VCC	Default UFS device: UFS2.2
UFS2.0	1.2V	1.8V	3.3V	
UFS2.1	No Connect	1.8V	3.3V	
UFS2.2	No Connect	1.8V	3.3V	
UFS3.0	1.2V	No Connect	2.5V/3.3V	
UFS3.1	1.2V	No Connect	2.5V/3.3V	
Do not support UFS4.0 Device!				

Title			<Title>	
Size	A3	Document Number	<Doc>	
Date:	Saturday, February 28, 2026	Sheet	31	of 56

EEPROM


14 I2C2_SCL_1V8 >> I2C2_SCL_1V8
14 I2C2_SDA_1V8 << I2C2_SDA_1V8



JTAG

11 PRI_TMS_1V8 >> TP33 PRI_TMS
11 PRI_TCK_1V8 >> TP34 PRI_TCK
11 PRI_TDO_1V8 >> TP35 PRI_TDO
11 PRI_TDI_1V8 >> TP36 PRI_TDI
11 PRI_TRST_N_1V8 >> TP37 PRI_TRST_N

MAIN_VCC1V8



芯片内有上下拉，此处仅预留

PRI_TCK_1V8




SPI FLASH

11 CPU_QSPI_CLK_1V8 >> CPU_QSPI_CLK_1V8
11 CPU_QSPI_CS0_1V8 >> CPU_QSPI_CS0_1V8
11 CPU_QSPI_DAT0_1V8 >> CPU_QSPI_DAT0_1V8
11 CPU_QSPI_DAT1_1V8 >> CPU_QSPI_DAT1_1V8
11 CPU_QSPI_DAT2_1V8 >> CPU_QSPI_DAT2_1V8
11 CPU_QSPI_DAT3_1V8 >> CPU_QSPI_DAT3_1V8

PMIC_VCC1V8_QSPI

PMIC_VCC1V8_QSPI

VDD18_SOC




Flash boot voltage(qspi)

GPI064	Voltage
0	3.3V
1	1.8V

BOOT


14 Strap5_G3IO52 <<
14 Strap0_G3IO65 <<
14 Strap1_G3IO66 <<
14 Strap2_G3IO68 <<
14 Strap3_G3IO69 <<



DDR Select

GPI052	Function
0	LPDDR5
1	LPDDR4/4x

MAIN_VCC1V8



Boot SEL

boot download sel download sel


GPI069	Function
0	启动
1	下载

GPI068	Function
0	USB(default)
1	UART


GPI066	GPI065	Function
0	0	TF Card -> EMMC
0	1	TF Card -> SPI NOR
1	0	TF Card -> SPI NAND
1	1	TF Card -> UFS

Design Name	<Title>
Size A3	Page Name <Doc>
Date: Saturday, February 28, 2026	Sheet 32 of 56


USB2.0_HOST-TYPE A






USB3.0-DRD_A Type C



Pin	Signal	Pin	Signal
19	DP1_TX0P	21	USB20_D_USB_M
19	DP1_TX0N	21	USB20_D_USB_P
19	DP1_TX1P	21	USB3-D_0_RX0n
19	DP1_TX1N	21	USB3-D_0_RX0p
19	DP1_TX2P	21	USB3-D_0_TX0n
19	DP1_TX2N	21	USB3-D_0_TX0p
19	DP1_TX3P		
19	DP1_TX3N		
19	DP1_AUXP	43	ANX7447_I2C_SCL
19	DP1_AUXN	43	ANX7447_I2C_SDA
13	DP1_HPD_3Vs	50	PD_SINK1_3V3
		43	7447_EC_INT_N




I2C-ADR1	I2C-ADR0	I2C-ADR
pulldown	pulldown	0x58
pulldown	pullup	0x56
pullup	pulldown	0x54
pullup	pullup	0x52



Title					
<Title>					
Size	Document Number			Rev	
A3	<Doc>			<Rev Code>	
Date:	Monday, April 27, 2026		Sheet	35	of 56







PCIE 1 MUX 2 : 4







MUX_SEL	SW_PORT	PCIE_CONTROLLER
0	A	1
1	B	0

M-KEY X2 , B-KEY X2

M-KEY X4







PCIE B M.2 KEY B x2








Title		<Title>	Rev
Size	A4	Document Number	
Date:	Saturday, February 28, 2026	Sheet	37 of 56

PCIE_A&B M.2 KEY M x4



GMAC Ethernet0



PHY Address	PHYAD[2:0]
1	001











Pull-up for additional 2ns delay to TXC for data latching



Pull-up for additional 2ns delay to RXC for data latching




Pull-up to disable PLL @ ALDPS mode (Low power mode)




RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1	00
External 2.5V	1	01
External 1.8V	1	10
External 1.5V	1	11
Internal 2.5V	0	01
Internal 1.8V(default)	0	10
Internal 1.5V	0	11

Ethernet_10G-RTL8127ATF




Ethernet_10G-POWER




Ethernet_10G-SFP+

- 40 SFP+_TX_DISABLE >>
- 40 SFP+_I2C_SCL >>
- 40 SFP+_I2C_SDA >>
- 40 SFP+_MOD_ABS >>
- 40 SFP+_RX_LOS >>
- 40 SERDES_HSIN >>
- 40 SERDES_HSIP >>
- 40 Fiber_HSOP >>
- 40 Fiber_HSON >>



EC





070 FAN

FAN

```



43 EC_FAN_EN_3V3 <-- EC_FAN_EN_3V3
43 FAN0_EC_TACH_OD <-- FAN0_EC_TACH_OD
43 EC_FAN0_PWM_3V3 <-- EC_FAN0_PWM_3V3

```




Title			
<Title>			
Size A4	Document Number <Doc>	Rev <Rev>	
Date:	Saturday, February 28, 2026	Sheet	44 of 56

Audio Codec




VO-eDP




Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev Code>
Date:	Saturday, February 28, 2026	Sheet	46 of 56

WIFI_FN-6256C




Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev>
Date:	Saturday, February 28, 2026	Sheet 47 of 56	Code


Extend IO




X100 DEBUG



SYS_LED




POWER ON




Title		<Title>
Size	A3	Document Number
Date:	Saturday, February 28, 2026	Sheet 48 of 56

ATX_POWER



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Saturday, February 28, 2026	Sheet 49 of 56



DCDC CPU VR



Power DCDC-MAIN



56 PWREN_EXTDCDC_P1GPIO3 >> PWREN_EXTDCDC_P1GPIO3

43 EC_MAIN3V3_OFF >> EC_MAIN3V3_OFF




Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Saturday, February 28, 2026	Sheet 52 of 56





POWER_DCDC-AUX



PMIC BUCK



PMIC LDO & Contr



Value = P1
Reference = U54
ref K1 DEB; 预留5V0

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Saturday, February 28, 2026	Sheet 55 of 56

