







# SOC-GPIO1-GMAC0



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Thursday, May 07, 2026	Sheet 9 of 67


# SOC-GPIO2-GMAC1




Title			<Title>
Size	Document Number	Rev	
A3	<Doc>	<RevC>	
Date:	Monday, April 13, 2026	Sheet	10 of 67

# SOC-GPIO3-GMAC2/3


1.8V only



default 3.3 config





MuX function Test




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Monday, April 13, 2026	Sheet 12 of 67

# SOC-GPIO-5





Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Monday, April 13, 2026	Sheet 13 of 67

# SOC-DDR0




DDR0&DDR1 LP5/LP4 Pin 复用如下

DDR1_CKE0_A	LP5_DDR1_CS0_A	LP4_DDR1_CKE0_A
DDR1_CKE0_B	LP5_DDR1_CS0_B	LP4_DDR1_CKE0_B
DDR1_CKE1_A	LP5_DDR1_CS1_A	LP4_DDR1_CKE1_A
DDR1_CKE1_B	LP5_DDR1_CS1_B	LP4_DDR1_CKE1_B
DDR1_CS0_A	LP5_DDR1_CA_A_06	LP4_DDR1_CS0_A
DDR1_CS0_B	LP5_DDR1_CA_B_06	LP4_DDR1_CS0_B
DDR1_CS1_A	NA	LP4_DDR1_CS1_A
DDR1_CS1_B	NA	LP4_DDR1_CS1_B



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, May 07, 2026	Sheet 14 of 67

# SOC-DDR1



DDR0&DDR1 LP5/LP4 Pin 复用如下


DDR1_CKE0_A	LP5_DDR1_CS0_A	LP4_DDR1_CKE0_A
DDR1_CKE0_B	LP5_DDR1_CS0_B	LP4_DDR1_CKE0_B
DDR1_CKE1_A	LP5_DDR1_CS1_A	LP4_DDR1_CKE1_A
DDR1_CKE1_B	LP5_DDR1_CS1_B	LP4_DDR1_CKE1_B

DDR1_CS0_A	LP5_DDR1_CA_A_06	LP4_DDR1_CS0_A
DDR1_CS0_B	LP5_DDR1_CA_B_06	LP4_DDR1_CS0_B
DDR1_CS1_A	NA	LP4_DDR1_CS1_A
DDR1_CS1_B	NA	LP4_DDR1_CS1_B




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, May 07, 2026	Sheet 15 of 67

# SOC-DSI-DP-CSI




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, May 07, 2026	Sheet 16 of 67

# SOC-UCIE/UFS



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 17 of 67

# SOC-PCIE/USB





RCAL 是 DC 校准 Res, 外拉 240ohm 到 AVDD08\_OSC;  
Layout DC 寄生电阻小于 1ohm (ref zexin)  
包 GND 走线




K3

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 18 of 67

# SOC-DDR PWR CAP








# CPU X100 CAP



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 19 of 67

# SOC-CPU Core


VCC-SYS :PKG内合并CPU-A100, SYS-M1



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 20 of 67


# SOC-0V8-PHY

各电源电容见 下一页




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Monday, April 13, 2026	Sheet 21 of 67


**USB20-PHY-CAP**




**Media PHY-CAP**



**PCIe PHY-CAP**




**ANA-CAP**



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, May 07, 2026	Sheet 22 of 67

# SOC-PHY PWR

VCC 0.8V ~~各~~phy CAP ( next page )




K3


Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Monday, April 13, 2026	Sheet 23 of 67

# SOC-PWR CAP


## USB20-PHY-1V8




## PCIe PHY-CAP







## Media PHY-CAP



## ANA-CAP



## PHY-3V3 1v2



Title			<Title>
Size	Document Number	Rev	
A3	<Doc>	<RevC>	
Date:	Monday, April 13, 2026	Sheet	24 of 67

5

4

3

2

1

D

D

C

C

B

B


A

A

RSV







Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 25 of 67

# SOC-VSS










Title			<Title>
Size	Document Number	Rev	
A3	<Doc>	<RevCode>	
Date:	Monday, April 13, 2026	Sheet	26 of 67

# LPDDR5-0 SDRAM




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 27 of 67

# LPDDR5-1 lpddr5 颗粒




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 28 of 67

# UFS



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 29 of 67

# eMMC5.1




Title		<Title>
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Monday, April 13, 2026	Sheet 30 of 67


# USB20 Mircro & TypeA

## MICRO USB[DRD USB2.0 OTG]

HW & SW: MicroB 验证USB30 DRD用  
[ without CC logic debug]



## USB2.0 HOST PORT




1. K3 IO EN, 需要把两个紫色电阻NC;
2. en vih 1.6V, io en 略有风险; (非必要IO en操作, 验证芯片理论DRV 输出H即可)。
3. G5 io 可以切换IO 电压domain到3.3V



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Thursday, May 07, 2026	Sheet 31 of 67

# USB 3.0 DRD TypeA

HW & SW: 两个TypeA 2选1应用, 验证USB30 DRD用  
[ without CC logic debug]




## USB30 TypeA Connector




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Monday, April 13, 2026	Sheet 32 of 67

# QSPI Flash & MMC


## QSPI FLASH



## Micro SD[MMC1]






# Debug Boot&Config&EEPROM



## Boot



### Boot

bit(strp)3	bit(strp)2	bit(strp)1-0	bootmode
1	0	XX	Update from USB
1	1	XX	Update from Uart
0	X	10	Normal Boot From SPI Nand
0	X	01	Normal Boot From SPI Nor
0	X	00	Normal Boot From eMMC
0	X	11	Normal Boot From UFS




## QSPI/LPDDR config

内部集成PRI JTAG/ SEC JTAG  
Sec\_JTAG 只访问RCPU 不需要JTAG SEL




## EEPROM



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Monday, April 13, 2026	Sheet 35 of 67

# config


## PWR ON




P1 ON

## Reset

同时复位SOC与PMIC;




## PRI JTAG



PMIC domain/18v only

## Hole



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Thursday, May 07, 2026	Sheet 36 of 67

5

4

3

2

1

# ***PDN -0V8 CPU/Core***

D

D

C

C

B



B

A

A


Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC
Date:	Monday, April 13, 2026	Sheet 37 of 67

# PDN LPDDR5-1/2



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Monday, April 13, 2026	Sheet 38 of 67


# PDN LPDDR5



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC
Date:	Monday, April 13, 2026	Sheet 39 of 67

# PDN -0V8 SOC Main path 1/3


OV8\_P1Buck3



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 40 of 67

# PDN -0V8 SOC Branch 2/3

## Sub Path




1A\*10mohm=10mW, Vr=1A\*10mohm=10mV

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, May 07, 2026	Sheet 41 of 67

# ***PDN -0V8 SOC Branch 3/3***

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Thursday, May 07, 2026	Sheet 42 of 67


# PDN - 1V8 SOC Main path



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 43 of 67

# PDN - 1V8 Sub path

## VDD18 [P1 LDO source] Sub path



## AVDD18 [DCDC source] Sub path






Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 44 of 67

# PDN - 1833-GPIO& QSPI

DET


当个别EVB需切换3.3V 测试，  
断开1833电阻，杜邦线到排针

(使用杜邦线识别板子IO 以及防止误触)




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 45 of 67

# PDN -3V3 GPIO4




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Monday, April 13, 2026	Sheet 46 of 67

# Power - VR-CPU





Title	<Title>	
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Monday, April 13, 2026	Sheet 47 of 67

# PDN -ALDO




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC
Date:	Monday, April 13, 2026	Sheet 48 of 67

# PDN -DLDO1-4



Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC
Date:	Monday, April 13, 2026	Sheet 49 of 67

# PDN -DLDO 5-7




1A\*A\*10mohm=10mW, Vr=1A\*10mohm=10mV


Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC
Date:	Monday, April 13, 2026	Sheet 50 of 67

# 12V DC IN




## 12V/5A



## VCC5V0\_SYS



## VCC4V0\_SYS




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC>
Date:	Thursday, May 07, 2026	Sheet 51 of 67




# LPDDR5 DCDC

Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevC
Date:	Monday, April 13, 2026	Sheet 54 of 67

## 3V3\_DCDC




## 1V8\_DCDC






Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Monday, April 13, 2026	Sheet 55 of 67

# PMIC 1/2 BUCK




BUCK1 BUCK2	1V05_P1BUCK1/2	VDD2H1V05_DDR P1V05_DDRVDD2H[MAX5A]
BUCK3	0V8_P1BUCK3	VDD08_SOC 0V8_DDR(opt)
BUCK4	BUCK4_2V1	
BUCK5	1V8_P1BUCK5	AVDD18_DDRVAA P1V8_DDRVDD1
BUCK6	0V5_P1BUCK6 <small>[DCDC 0.3V opt]</small>	VDDQ05_DDR P0V5_DDRVDDQ

# PMIC 2/2 LDO & Contr



- PI2C:
1. 各电源I2C 统一上拉到1V8\_SYS;
  2. default 配置 PI2C 1拖4, 但预留I2C;
  3. 若其他DDC改 R-I2C, 此处电阻需要贴上



33V18_ALDO1	VCC1833_MMC1	1V2_DLDO1	AVDD12_SOC UFS_opt (1v2颗粒)	1V8_DLDO5	AVDD18_FUSE
33V18_ALDO2	VCC18_QSPI P1V8_QSPI	0V9_DLDO2	UCIE_VDDPBH_0V9 P0V9_DDRVDD2L	1V8_DLDO6	AVDD18_PLL
3V3_ALDO3	P3V3_CAM	0V8_DLDO3	AVDD08_PLL	1V8_DLDO7	VDD18_SOC
33V18_ALDO4	AVDD3V3_USB	1V8_DLDO4_opt	AVDD18_DDR_opt[default] 2V8_DLDO4_opt		
ALDO ON	P1V8_opt				